

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/617,297	07/11/2003	Nobuyoshi Osamura	11-170	2917		
23400 7	590 05/25/2005		EXAMINER			
	GROUP, PLC	NGUYEN, MINH T				
12040 SOUTH SUITE 101	LAKES DRIVE	ART UNIT	PAPER NUMBER			
RESTON, VA	20191	2816				
			DATE MAILED: 05/25/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

	Ар	plication No.		Applicant(s)				
		/617,297		OSAMURA ET AL.	(an)			
Office Action Summary	/ Ex	aminer		Art Unit				
		nh Nguyen		2816				
The MAILING DATE of this come Period for Reply	munication appears	on the cover	sheet with the c	correspondence addres	ss			
A SHORTENED STATUTORY PERIO THE MAILING DATE OF THIS COMM - Extensions of time may be available under the provi after SIX (6) MONTHS from the mailing date of this - If the period for reply specified above is less than th - If NO period for reply is specified above, the maxim - Failure to reply within the set or extended period for Any reply received by the Office later than three mo earned patent term adjustment. See 37 CFR 1.704	IUNICATION. sions of 37 CFR 1.136(a). communication. irty (30) days, a reply withir um statutory period will app reply will, by statute, cause nths after the mailing date	In no event, however the statutory miningly and will expire See the application to	ver, may a reply be tim num of thirty (30) day IX (6) MONTHS from become ABANDONE	nely filed s will be considered timely. the mailing date of this commod (35 U.S.C. § 133).	unication.			
Status								
1) Responsive to communication(s) filed on <i>17 March</i>	2005.						
2a)⊠ This action is FINAL .	<u> </u>							
3) Since this application is in condi	· · · · · · · · · · · · · · · · · · ·							
Disposition of Claims								
4) ⊠ Claim(s) <u>1-18 and 20-28</u> is/are p 4a) Of the above claim(s) <u>6,7,12</u> 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1,8,20-22 and 26-28</u> is/ 7) ⊠ Claim(s) <u>2-5,9-11,13,14,16-18 a</u> 8) □ Claim(s) are subject to re	and 15 is/are without are rejected. and 23-25 is/are obj	drawn from co						
Application Papers								
9)☐ The specification is objected to be 10)☒ The drawing(s) filed on 28 Octobe Applicant may not request that any Replacement drawing sheet(s) including The oath or declaration is objected.	ner 2003 is/are: a) cobjection to the draw adding the correction is	ing(s) be held i required if the	n abeyance. See drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1				
Priority under 35 U.S.C. § 119								
12) Acknowledgment is made of a cl a) All b) Some * c) None of 1. Certified copies of the price 2. Certified copies of the price 3. Copies of the certified copies of the cert	of: ority documents had ority documents had oles of the priority d national Bureau (PC	ve been recei ve been recei locuments ha CT Rule 17.2(ved. ved in Applicati ve been receive a)).	on No ed in this National Sta	ge			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Reviolation 3) Information Disclosure Statement(s) (PTO-14-Paper No(s)/Mail Date		5) <u> </u>	nterview Summary Paper No(s)/Mail Da Notice of Informal F Other:		2)			

Art Unit: 2816

DETAILED ACTION

1. Applicant's amendment filed on 3/17/05 has been received and entered in the case. The amendment and argument presented therein overcome the informality objections, and therefore, these are withdrawn. New grounds of rejections necessitated by the amendment are needed as set forth below. This action is FINAL.

Claim Objections

2. Claims 21 and 27 are objected to because of the following informalities:

In claim 21, line 2, "the first and second" should be changed to -- the input and output --, see line 3 of claim 1,

In claim 27, line 2, the same problem exists as discussed in claim 21.

Appropriate correction is required.

Double Patenting

3. A rejection based on double patenting of the "same invention" type finds its support in the language of 35 U.S.C. 101 which states that "whoever invents or discovers any new and useful process ... may obtain a patent therefor ..." (Emphasis added). Thus, the term "same invention," in this context, means an invention drawn to identical subject matter. See *Miller v. Eagle Mfg. Co.*, 151 U.S. 186 (1894); *In re Ockert*, 245 F.2d 467, 114 USPQ 330 (CCPA 1957); and *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970).

A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the conflicting claims so they are no longer coextensive in scope. The filing of a terminal disclaimer <u>cannot</u> overcome a double patenting rejection based upon 35 U.S.C. 101.

Art Unit: 2816

Claim 18 is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 16. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 8, 20, 22 and 26 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 6,201,674, issued to Warita et al.

As per claim 1, Warita discloses a power supply circuit (figure 1), comprising:

an electric switching element (transistor TR) placed in a power transmission path connecting an input terminal (P1) and an output terminal (P2) and a load connected to the output terminal (the load is the circuit which is connected to the output terminal P2, powered by the power supply circuit, not shown);

a voltage detecting circuit (voltage divider, R31 and R32) detecting the output voltage (VO) supplied through the output terminal;

a reference-voltage producing circuit (17) producing a reference voltage (VREF1) in accordance with a target voltage (a predetermined voltage set by the user);

Art Unit: 2816

a voltage control circuit (op-amp 16) controlling the switching element TR so that the detected output voltage tracks the reference voltage (the output of the comparator 16 provides the control signal to the base of Q12 to turn ON/OFF transistor TR by controlling the base current of transistor TR);

a current detecting circuit (resistor RP) detecting an output current supplied through the output terminal (by sensing the voltage drop across resistor RP);

a limited-current-value setting circuit (op-amp 18) setting a limited value to the output current (the comparator 18 detects the output current IO, when the output current IO is greater than a predetermined value, transistor Q10 is ON to limit the output current), wherein the limited value increases gradually over time during a rise of the output voltage up to the target voltage (during a rise of the output voltage up to the target voltage, the output voltage at the op-amp 18 is gradually increased); and

a current limiting circuit (transistor Q10) controlling the switching element to keep the detected output current at a value less than or equal to the limited value during the rise of the output voltage to the target voltage (transistor Q10 controls the base current of transistor Q12, and therefore, the base current of TR is controlled), the current limiting control having priority over an output voltage tracking control (because Q10 controls the base current of transistor Q12).

As per claim 8, the recited limitation is disclosed in column 7, lines 9-10.

As per claim 20, as shown, TR is a transistor.

As per claim 22, this claim is rejected for the same reasons noted in claim 1. Further, the recited "predetermined delay time" reads on the time the application is started to apply to the input terminal to the time the output voltage is up to the target value.

Art Unit: 2816

As per claim 26, this claim is rejected for the same reason noted in claim 20.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 21 and 27-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over US

Patent No. 6,201,674, issued to Warita et al. in view of the applicant's admitted prior art.

As per claim 21, Warita discloses a power supply circuit having the structure as discussed in claim 1 wherein the reference-voltage producing circuit, the voltage control circuit, the limited-current-value setting circuit, and the current limiting circuit are formed into an integrated circuit IC 12.

Warita does not explicitly disclose the circuit further comprises first and second smoothing circuits and the voltage detecting circuit is formed into an integrated circuit as called for in the claim.

The applicant's admitted prior art (figure 1) discloses first (capacitor C1) and second (capacitor C2) smoothing circuits connected to the input and output terminals, respectively, and the voltage detecting circuit is formed into an integrated circuit.

It would have been obvious to one skilled in the art at the time of the invention was made to include the first and second smoothing circuits connected to the input and output terminals of the Warita's power supply circuit. The motivation and/or suggestion would be to reduce the

Art Unit: 2816

noise components of the input signal and output signal of the Warita's power supply circuit so that the Warita's power supply circuit can be used in an application which requires a clean power.

Further, it would have been obvious to one skilled in the art at the time of the invention was made to include the Warita's voltage detecting circuit in the integrated circuit IC 12 as well. The motivation and/or suggestion would be to increase the reliability of the Warita's power supply circuit because when discrete components of a circuit are integrated into a chip, the circuit is more reliable.

As per claims 27-28, these claims are rejected for the same reasons noted in claim 21.

Response to Arguments

6. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection.

Allowable Subject Matter

7. Claims 2-5, 9-11, 13-14, 16-18 and 23-25 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 2-5 are allowable because the prior art of record fails to disclose or suggest the inclusion of a limited current value setting circuit which is configured to stepwise increase the limited value to the output current as time progresses as recited in claim 2.

Claims 9-11, 13-14 and 16-18 are allowable because the prior art of record fails to disclose or suggest the inclusion of a control delay circuit as recited in claim 9.

Claims 23-25 are allowable for the same reason noted in claim 9.

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Nguyen whose telephone number is **571-272-1748**. The examiner can normally be reached on Monday, Tuesday, Thursday, Friday 7:00-5:30.

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

5/23/05

Minh Nguyen Primary Examiner Art Unit 2816